| [1] |
ITRS.
The International Technology Roadmap for Semiconductors
(2004 edition), 2004.
Technical Report, http://public.itrs.net. [ http ] |
| [2] |
E. Vittoz.
Future of analog in the VLSI environment.
In IEEE International Symposium on Circuits and Systems, pages
1372-1375, May 1990. [ http ] |
| [3] |
Peter R. Kinget.
Device mismatch and tradeoffs in the design of analog circuits.
IEEE Journal of Solid-State Circuits, 40(6):1212-1224, Jun.
2005. [ http ] |
| [4] |
K. Bult.
Analog design in deep sub-micron CMOS.
In Proc. European Solid State Circuits Conference, pages
11-17, Sep. 2000. |
| [5] |
Q. Huang.
Low voltage and low power aspects of data converter design.
In Proc. European Solid State Circuits Conference, pages
29-35, Sep. 2004. [ http ] |
| [6] |
B. Hosticka, W. Brockherde, D. Hammerschmidt, and R. Kokozinski.
Low-voltage CMOS analog circuits.
IEEE Transactions on Circuits and Systems I, 42:864-872, Nov.
1995. [ http ] |
| [7] |
M. Steyaert, V. Peluso, J. Bastos, P. Kinget, and W. Sansen.
Custom analog low power design: The problem of low voltage and
mismatch.
In Proc. IEEE Custom Integrated Circuits Conference, pages
285-292, May 1997. [ http ] |
| [8] |
W. Sansen, M. Steyaert, V. Peluso, and E. Peeters.
Toward sub 1V analog integrated circuits in submicron standard
CMOS technologies.
In IEEE International Solid State Circuits Conference, Digest of
Technical Papers, pages 186-187, Feb. 1998. [ http ] |
| [9] |
J. W. Fattaruso.
Low-voltage analog CMOS circuit techniques.
In International Symposium on VLSI Technology, Systems and
Applications, pages 286-289, Jun. 1999. [ http ] |
| [10] |
T. Ohguro, H. Naruse, H. Sugaya, E. Morifuji, S. Nakamura, T. Yoshitomi,
T. Morimoto, H. Kimijima, S. Momose, Y. Katsumata, and H. Iwai.
An 0.18 μm CMOS for mixed digital and analog applications with
zero-volt-Vth epitaxial-channel MOSFETs.
IEEE Transactions on Electron Devices, 46(7):1378-1383, Jul.
1999. [ http ] |
| [11] |
S. Bazarjani and W. Snelgrove.
Low voltage SC circuit design with low-Vt MOSFETs.
In IEEE International Symposium on Circuits and Systems, pages
1021-1024, 1995. [ http ] |
| [12] |
E. Sackinger and W. Guggenbuhl.
An analog trimming circuit based on a floating gate device.
IEEE Journal of Solid-State Circuits, SC-23(6):1437-1440, Dec.
1988. [ http ] |
| [13] |
Chong-Gun Yu and Randall L. Geiger.
Low-voltage circuit techniques using floating-gate transistors.
In Edgar Sanchez-Sinencio and Andreas G. Andreou, editors,
Low-Voltage/Low-Power Integrated Circuits and Systems, chapter 5, pages
133-173. IEEE Press, 1999. |
| [14] |
A. Guzinski, M. Bialko, and J. Matheau.
Body driven differential amplifier for application in continuous-time
active-C filter.
In Proc. (IEEE) European Conference on Circuit Theory and Design
(ECCTD'87), pages 315-319, 1987. |
| [15] |
F. Dielacher, J. Houptmann, J. Resinger, R. Steiner, and H. Zojer.
A software programmable CMOS telephone circuit.
IEEE Journal of Solid-State Circuits, 26(7):1015-1026, Jul.
1991. [ http ] |
| [16] |
B. Blalock, P. Allen, and G. Rincon-Mora.
Designing 1-V op-amps using standard digital CMOS technology.
IEEE Transactions on Circuits and Systems II, 45:769-780, Jul.
1998. [ http ] |
| [17] |
S. Karthikeyan, S. Mortezapour, A. Tammineedi, and E. Lee.
Low-voltage analog circuit design based on biased inverting opamp
configuration.
IEEE Transactions on Circuits and Systems II, 47(3):176-184,
Mar. 2000. [ http ] |
| [18] |
J. Huijsing and D. Linebarfer.
Low-voltage operational amplifier with rail-to-rail input and output
ranges.
IEEE Journal of Solid-State Circuits, SC-20(6), Dec. 1985. [ http ] |
| [19] |
R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, and J. Huijsing.
A compact power-efficient 3V CMOS rail-to-rail input/output
operational amplifier for VLSI cell libraries.
IEEE Journal of Solid-State Circuits, 29(12):1505-1513, Dec.
1994. [ http ] |
| [20] |
R. G. H. Eschauzier, L. Kerklaan, and J. Huijsing.
A 100-MHz 100-dB operational amplifier with multipath nested
Miller compensation structure.
IEEE Journal of Solid-State Circuits, 27(12):1709-1717, Dec.
1992. [ http ] |
| [21] |
S. Pernici, G. Nicollini, and R. Castello.
A CMOS low-distortion fully differential power amplifier with
double nested miller compensation.
IEEE Journal of Solid-State Circuits, 28(7):758-763, Jul.
1993. [ http ] |
| [22] |
K. Lasanen, E. Raisanen-Ruotsalainen, and J. Kostamovaara.
A 1-V 5 μW CMOS-opamp with bulk-driven input transistors.
In Proc. 43rd IEEE Midwest Symposium on Circuits and Systems,
pages 1038-1041, 2000. [ http ] |
| [23] |
T. Lehmann and M. Cassia.
1-V power supply CMOS cascode amplifier.
IEEE Journal of Solid-State Circuits, 36:1082-1086, Jul. 2001. [ http ] |
| [24] |
T. Stockstad and H. Yoshizawa.
A 0.9-V 0.5-μA rail-to-rail CMOS operational amplifier.
IEEE Journal of Solid-State Circuits, 37(3):286-292, 2002. [ http ] |
| [25] |
Mitsuru Harada, Tsuneo Tsukahara, Junichi Kodate, Akihiro Yamagashi, and Junzo
Yamada.
2-GHz RF front-end circuits in CMOS/SIMOX operating at an
extremely low voltage of 0.5 V.
IEEE Journal of Solid-State Circuits, 35(12):2000-2004, Dec.
2000. [ http ] |
| [26] |
S. Hyvonen, K. Bhatia, and E. Rosenbaum.
An ESD-protected, 2.45/5.25-GHz dual-band CMOS LNA with
series LC loads and 0.5V-supply.
In Radio Frequency Integrated Circuits Symposium, Digest of
Papers, pages 43-46, 2005. [ http ] |
| [27] |
T. Cho and P. Gray.
A 10 b, 20 Msample/s, 35 mW, pipeline A/D converter.
IEEE Journal of Solid-State Circuits, 30(3):166-172, Mar.
1995. [ http ] |
| [28] |
Jieh-Tsorng Wu, Yueh-Huang Chang, and Kuen Long Chang.
1.2 V CMOS switched-capacitor circuits.
In IEEE International Solid State Circuits Conference, Digest of
Technical Papers, pages 388-389, Feb. 1996. [ http ] |
| [29] |
T. Brooks, D. Robertson, D. Kelly, A. Del Muro, and S. Harston.
A cascaded sigma-delta pipeline A/D converter with 1.25 MHz
signal bandwidth and 89 dB SNR.
IEEE Journal of Solid-State Circuits, 32(12):1896-1906, Dec.
1997. [ http ] |
| [30] |
Jesper Steensgaard.
Bootstrapped low-voltage analog switches.
In IEEE International Symposium on Circuits and Systems,
volume 2, pages 29-32, May 1999. [ http ] |
| [31] |
A. Abo and P. Gray.
A 1.5-V, 10 bit, 14.3-MS/s CMOS pipeline analog-to-digital
converter.
IEEE Journal of Solid-State Circuits, 34(5):599-606, May 1999. [ http ] |
| [32] |
M. Dessouky and A. Kaiser.
A 1-V 1-mW digital-audio ΔΣ modulator with 88-dB
dynamic range using local switch bootstrapping.
In Proc. IEEE Custom Integrated Circuits Conference, pages
13-16, May 2000. [ http ] |
| [33] |
U. Moon, G. Temes, E. Bidari, M. Keskin, L. Wu, J. Steensgaard, and
F. Maloberti.
Switched-capacitor circuit techniques in submicron low-voltage
CMOS.
In 6th International Conference on VLSI and CAD, pages
349-358, Oct. 1999. [ http ] |
| [34] |
J. Crols and M. Steyaert.
Switched-opamp: An approach to realize full CMOS switched-capacitor
circuits at very low power supply voltages.
IEEE Journal of Solid-State Circuits, 29(8):936-942, Aug.
1994. [ http ] |
| [35] |
M. Keskin, U. Moon, and G. Temes.
A 1-V, 10 MHz clock-rate, 13-bit CMOS ΣΔ
modulator using unity-gain-reset opamps.
In Proc. European Solid State Circuits Conference, pages
532-535, Sep. 2001. |
| [36] |
A. Baschirotto and R. Castello.
A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail
output swing.
IEEE Journal of Solid-State Circuits, 32(12):1979-1986, Dec.
1997. [ http ] |
| [37] |
V. Peluso, P. Vancorenland, A. M. Marques, M. Steyaert, and W. Sansen.
A 900-mV low-power ΔΣ A/D converter with 77-dB
dynamic range.
IEEE Journal of Solid-State Circuits, 33(12):1887-1897, Dec.
1998. [ http ] |
| [38] |
M. Waltari and K. Halonen.
1-V 9-bit pipelined switched-opamp ADC.
IEEE Journal of Solid-State Circuits, 36(1):129-134, Jan.
2001. [ http ] |
| [39] |
J. Sauerbrey, T. Tille, D. Schmitt-Landsiedel, and R. Thewes.
A 0.7-V MOSFET-only switched-opamp ΔΣ modulator in
standard digital CMOS technology.
IEEE Journal of Solid-State Circuits, 37(12), Dec. 2002. [ http ] |
| [40] |
J. Sauerbrey, D. Schmitt-Landsiedel, and R. Thewes.
A 0.5-V 1-μw successive approximation ADC.
IEEE Journal of Solid-State Circuits, 38(7):1261-1265, Jul.
2003. [ http ] |
| [41] |
D. Chang, G. Ahn, and U. Moon.
Sub-1-V design techniques for high-linearity multi-stage/pipelined
analog-to-digital converters.
IEEE Transactions on Circuits and Systems I, 52(1):1-12, Jan.
2005. [ http ] |
| [42] |
G. Ahn, D. Chang, M. Brown, N. Ozaki, H. Youra, K. Yamamura, K. Hamashita,
K. Takasuka, G. Temes, and U. Moon.
A 0.6V 82 dB ΔΣ audio ADC using switched-RC
integrators.
In IEEE International Solid State Circuits Conference, Digest of
Technical Papers, pages 166-167, Feb. 2005. [ http ] |
| [43] |
Y. Tsividis.
Operation and Modeling of the MOS transistor.
Oxford University Press, New York, second edition, 1999. |
| [44] |
E. Vittoz and J. Fellrath.
CMOS analog integrated circuits based on weak inversion operation.
IEEE Journal of Solid-State Circuits, 12, Jun. 1977. [ http ] |
| [45] |
P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer.
Analysis and Design of Analog Integrated Circuits.
John Wiley and Sons, New York, 4th edition, 2001. |
| [46] |
B. Razavi.
Design of Analog CMOS Integrated Circuits.
McGraw Hill, New York, 1999. |
| [47] |
David Johns and Ken Martin.
Analog Integrated Circuit Design.
John Wiley and Sons, New York, 1997. |
| [48] |
T. Kobayashi and T. Sakurai.
Self-adjusting threshold-voltage scheme (SATS) for low-voltage
high-speed operation.
In Proc. IEEE Custom Integrated Circuits Conference, pages
271-274, May 1994. [ http ] |
| [49] |
Vincent R.von Kaenel, Matthijs D. Pardoen, Evert Dijkstra, and Eric A. Vittoz.
Automatic adjustment of threshold and supply voltages for minimum
power consumption in CMOS digital circuits.
In Proc. (IEEE) Symposium on Low Power Electronics, pages
78-79, 1994. [ http ] |
| [50] |
Ming-Jer Chen, Jin-Shin Ho, Tzuen-Hsi Huang, Chuang-Hen Yang, Yeh-Ning Jou, and
T. Wu.
Back-gate forward bias method for low-voltage CMOS digital
circuits.
IEEE Transactions on Electron Devices, 43(6):904-910, 1996. [ http ] |
| [51] |
A. L. Coban, P. E. Allen, and X. Shi.
Low-voltage analog IC design in CMOS technology.
IEEE Transactions on Circuits and Systems I, 42(11):955-958,
Nov. 1995. [ http ] |
| [52] |
K. N. Ratnakumar and James D. Meindl.
Short-channel MOST threshold voltage model.
IEEE Journal of Solid-State Circuits, SC-17(5):937-948, Oct.
1982. [ http ] |
| [53] |
Ming-Jer Chen, Jih-Shin Ho, and Tzuen-Hsi Huang.
Dependence of current match on back-gate bias in weakly inverted
MOS transistors and its modeling.
IEEE Journal of Solid-State Circuits, 31(2):259-262, Feb.
1996. [ http ] |
| [54] |
S. Narendra, M. Haycock, V. Govindarajulu, V. Erraguntla, H. Wilson, S. Vangal,
A. Pangal, E. Seligman, R. Nair, A. Keshavarzi, B. Bloechel, G. Dermer,
R. Mooney, N. Borkar, S. Borkar, and V. De.
1.1V 1GHz communications router with on-chip body bias in 150nm
CMOS.
In IEEE International Solid State Circuits Conference, Digest of
Technical Papers, pages 270-271, 466, 2002. [ http ] |
| [55] |
K. von Arnim, E. Borinski, P. Seegebrecht, H. Fiedler, R. Brederlow, R. Thewes,
J. Berthold, and C. Pacha.
Efficiency of body biasing in 90 nm CMOS for low power digital
circuits.
IEEE Journal of Solid-State Circuits, 40(7):1549-1556, Jul.
2005. [ http ] |
| [56] |
S. Chatterjee, Y. Tsividis, and P. Kinget.
A 0.5-V bulk-input fully differential operational transconductance
amplifier.
In Proc. European Solid State Circuits Conference, pages
147-150, Sep. 2004. [ http ] |
| [57] |
S. Chatterjee, Y. Tsividis, and P. Kinget.
A 0.5 V filter with PLL-based tuning in 0.18 μm CMOS
technology.
In IEEE International Solid State Circuits Conference, Digest of
Technical Papers, pages 506-507, 2005. [ http ] |
| [58] |
Device Group, Department of Electrical Engineering and Computer Sciences,
University of California, Berkeley.
Berkeley Predictive Technology Model, 2002.
http://www-device.eecs.berkeley.edu/~ptm/. [ http ] |
| [59] |
MOSIS.
MOSIS Test Results for IBM 0.13 Micron Runs (8RF-LM, 8RF-DM),
2005.
http://www.mosis.org/Technical/Testdata/ibm-013-prm.html. [ .html ] |
| [60] |
James W. Tschanz, James T. Kao, Siva Narendra, Raj Nair, Dimitri Antoniadis,
and Anantha P. Chandrakasan.
Adaptive body bias for reducing impacts of die-to-die and within-die
parameter variations on microprocessor frequency and leakage.
IEEE Journal of Solid-State Circuits, 37(11):1396-1402, Nov.
2002. [ http ] |
| [61] |
James T. Kao, Masayuki Miyazaki, and Anantha P. Chandrakasan.
A 175-mV multiply-accumulate unit using an adaptive supply voltage
and body bias architecture.
IEEE Journal of Solid-State Circuits, 37(11):1545-1554, Nov.
2002. [ http ] |
| [62] |
S. Narendra, J. Tschanz, J. Hofsheier, B. Bloechel, S. Vangal, Y. Hoskote,
S. Tang, D. Somasekhar, A. Keshavarzi, V. Erraguntla, G. Dermer, N. Borkar,
S. Borkar, and V. De.
Ultra-low voltage circuits and processor in 180nm to 90nm
technologies with a swapped-body biasing technique.
In IEEE International Solid State Circuits Conference, Digest of
Technical Papers, pages 156-157, Feb. 2004. [ http ] |
| [63] |
S. Chatterjee, T. Musah, Y. Tsividis, and P. Kinget.
Weak inversion MOS varactors for 0.5 V analog integrated filters.
In Symposium on VLSI Circuits, Digest of Technical Papers,
pages 272-275, Jun. 2005. [ http ] |
| [64] |
Huanzhang Huang and Edward K. F. Lee.
Design of low-voltage CMOS continuous-time filter with on-chip
automatic tuning.
IEEE Journal of Solid-State Circuits, 36(8):1168-1177, Aug.
2001. [ http ] |
| [65] |
A. Baschirotto, F. Rezzi, and R. Castello.
Low-voltage balanced transconductor with high input common-mode
rejection.
Electronics Letters, 30(20):1669-1671, Sep. 1994. [ http ] |
| [66] |
F. Rezzi, A. Baschirotto, and R. Castello.
A 3 V 12-55 MHz BiCMOS pseudo-differential continuous-time
filter.
IEEE Transactions on Circuits and Systems I, 42(11):896-903,
Nov. 1995. [ http ] |
| [67] |
Adel S. Sedra and Kenneth C. Smith.
Microelectronic Circuits, pages 861-872.
Oxford University Press, New York, third edition, 1991. |
| [68] |
G. Ferri and W. Sansen.
A 1.3V op-amp in standard 0.7μm CMOS with constant gm and
rail-to-rail input and output stages.
In IEEE International Solid State Circuits Conference, Digest of
Technical Papers, pages 382-383, 478, 1996. [ http ] |
| [69] |
J. R. Brews.
A charge-sheet model of the MOSFET.
Solid State Electronics, 21(2):345-355, 1978. [ http ] |
| [70] |
Mohammed S. Ghausi and John J. Kelly.
Introduction to Distributed-Parameter Networks.
Holt, Rinehart and Winston Inc., 1968. |
| [71] |
Andries J. Scholten, L. F. Tiemeijer, R. van Langevelde, R. J. Havens,
A. T. A. Z. Duijnhoven, and V. C. Venezia.
Noise modeling for RF CMOS circuit simulation.
IEEE Transactions on Electron Devices, 50(3):618-632, Mar.
2003. [ http ] |
| [72] |
Device Group, Department of Electrical Engineering and Computer Sciences,
University of California, Berkeley.
BSIM3v3.2.2 MOSFET Model Users' Manual, 1999.
http://www-device.eecs.berkeley.edu/~bsim3/. [ http ] |
| [73] |
M. Banu and Y. Tsividis.
An elliptic continuous-time CMOS filter with on-chip automatic
tuning.
IEEE Journal of Solid-State Circuits, SC-20(6):1114-1121, Dec.
1985. [ http ] |
| [74] |
Allan Hastings.
The Art of Analog Layout.
Prentice Hall, Upper Saddle River, NJ, 2001. |
| [75] |
K. Matsui, T. Matsuura, S. Fukasawa, Y. Izawa, Y. Toba, N. Miyake, and
K. Nagasawa.
CMOS video filters using switched capacitor 14-MHz circuits.
IEEE Journal of Solid-State Circuits, SC-20(6):1096-1102, Dec.
1985. [ http ] |
| [76] |
A. Baschirotto, R. Castello, and G. P. Montagna.
Active series switch for switched-opamp circuits.
Electronics Letters, 34(14):1365-1366, Jul. 1998. [ http ] |
| [77] |
D. Chang and U. Moon.
1V input sampling circuit with improved linearity.
Electronics Letters, 37(8):479-481, Apr. 2001. [ http ] |
| [78] |
Masayuki Ishikawa and Tsuneo Tsukahara.
An 8-bit 50-MHz CMOS subranging A/D converter with pipelined
wide-band S/H.
IEEE Journal of Solid-State Circuits, 24(6):1485-1491, Dec.
1989. [ http ] |
| [79] |
Mehrdad Nayebi and Bruce. A. Wooley.
A 10-bit video BiCMOS track-and-hold amplifier.
IEEE Journal of Solid-State Circuits, 24(6):1507-1516, Dec.
1989. [ http ] |
| [80] |
R. Gregorian and G. C. Temes.
Analog MOS Integrated Circuits for Signal Processing, pages
500-513.
John Wiley and Sons, New York, 1986. |
| [81] |
J. H. Fischer.
Noise sources and calculation techniques for switched capacitor
filters.
IEEE Journal of Solid-State Circuits, 17(4):742-752, Aug.
1982. [ http ] |
| [82] |
L. Toth, I. Yusim, and K. Suyama.
Noise analysis of ideal switched-capacitor networks.
IEEE Transactions on Circuits and Systems I, 46(3):349-363,
Mar. 1999. [ http ] |
| [83] |
Sanjeev Ranganathan.
Discrete-Time Parametric Amplification Using MOSFETs.
PhD thesis, Columbia University, 2004. |
| [84] |
R. Schreier, J. Silva, J. Steensgaard, and G. Temes.
Design-oriented estimation of thermal noise in switched-capacitor
circuits.
IEEE Transactions on Circuits and Systems I, 52(11):2358-2368,
Nov. 2005. [ http ] |
| [85] |
Pieter Vorenkamp and Johan P. M. Verdaasdonk.
Fully bipolar 120-MSample/s 10-b track-and-hold circuit.
IEEE Journal of Solid-State Circuits, 27(7):988-992, Jul.
1992. [ http ] |
| [86] |
T. Ytterdal.
CMOS bandgap voltage reference circuit for supply voltages down to
0.6 V.
Electronics Letters, 39(20):1669-1671, Oct. 2003. [ http ] |
This file has been generated by bibtex2html 1.76