

# Hardware description languages

VHDL

Verilog

Statements

Concurrent

Sequential

Datatypes

Wire

reg

0, 1, X, Z



# Combinational logic

and inst\_name (output, inputs,...);

or

nand

nor

xor

xnor

not

EEL201: Digital Electronic Circuits

probably a wire

Shouri Chatterjee

July-December 2009

Department of Electrical Engineering,

Indian Institute of Technology, Delhi,

Hauz Khas, New Delhi 110016

assign {  
A = B & C;  
A = (~B & C) | (~C & B);  
A = B + C;



# Sequential statements

always @ (X3, X2, X1, X0, S1, S0)

begin

Case/switch/break  
if/then/else

case (S1, S0)  
00: Out = X0;  
01: Out = X1;  
10: Out = X2;  
11: Out = X3;


end

Department of Electrical Engineering,  
Indian Institute of Technology, Delhi,  
Hauz Khas, New Delhi 110016



# D-Flip-flops

always @ (pos. edge of clk)  
edge of clk and clk = 1



Current state = next state;


July-December 2009



Department of Electrical Engineering,  
Indian Institute of Technology, Delhi,  
Hauz Khas, New Delhi 110016




# Counter



EE-201: Digital Electronic Circuits

Shouri Chatterjee  
July-December 2009

Department of Electrical Engineering,  
Indian Institute of Technology, Delhi,  
Hauz Khas, New Delhi 110016



$Q[2:0]$ ,  $D[2:0]$

{ always @ (posedge of clk)  
 $Q = D;$

always @ (Q

$D = Q + 1;$

Indian Institute of Technology, Delhi,

Hauz Khas, New Delhi 110016



RTL — Register transfer level

coding style

Not  
recommended

Behavioral programming

Shouri Chatterjee

July-December 2009

Department of Electrical Engineering,  
Indian Institute of Technology, Delhi,  
Hauz Khas, New Delhi 110016

