


Recap

Setup and Hold time

CLK

D



Shouni Chatterjee
July-December 2009

Department of Electrical Engineering,
Indian Institute of Technology, Delhi,
Hauz Khas, New Delhi 110016





Modulo - 4 Counter



3 states

$$\log_2 4 \text{ f/f s} = 2 \text{ f/f s.}$$



Shouri Chatterjee
July-December 2009

Department of Electrical Engineering,
Indian Institute of Technology, Delhi,
Hauz Khas, New Delhi 110016



Q_1, Q_0	D_1, D_0
00	01
01	10
10	00
11	XX


$$D_1 = Q_0 \quad D_0 = \overline{Q_1} \overline{Q_0}$$

Initializing f/f s

Clear \longleftrightarrow Reset

Pre-set \longleftrightarrow Set

"Asynchronous"
clear and preset



EEL201: Digital Electronic Circuits

Shouri Chatterjee

July-December 2009

Department of Electrical Engineering,
Indian Institute of Technology, Delhi,
Hauz Khas, New Delhi 110016



Power-On Reset

Reset



Not easy

EEL201: Digital Electronic
Circuits

Finite State Machine (FSM)

Shouri Chatterjee

Turing Machine \rightarrow infinite states

July-December 2009

Department of Electrical Engineering,
Indian Institute of Technology, Delhi,
Hauz Khas, New Delhi 110016



State diagram

"1101"

