Shibendra Nayaran Sinha

I am MS(R) student of IIT Delhi under supervision of Prof.Rakesh Kumar Palani. Currently I am working on the project for the design of high speed Ternary CS DAC in 65nm TSMC process. My research interest lies in the field of Analog and Mixed Signal Design.